CMOS technology: advanced and beyond

Imec enables next-generation computing, storage and interconnects. Providing its partners with the disruptive breakthroughs they need to create their future products.

Researcher in a cleanroom holding a reflective semiconductor wafer

The high-performance compute market will continue to grow because of new application drivers. The 5G rollout will accelerate the already exponential growth of data. This will be combined with growing internet traffic and new data center applications such as supercomputing and high-performance computing-as-a-service. All increasing the demand for high-end CPUs and GPUs inside (cloud) servers. Meanwhile, inside our smartphones, mobile SoCs need to integrate more functionalities in a form-factor-constrained IC.

To achieve these goals, imec collaborates with the entire IC value chain. Constituting one of the world’s largest R&D hubs for next-generation semiconductor research. By building on advanced process steps and materials exploration, fundamental understanding and state-of-the-art fab infrastructure.

Get in touch

Researcher in a cleanroom examines a reflective silicon wafer

Do you want regular updates on imec’s semiconductor research?

The industry’s largest partner ecosystem for advanced CMOS technology

Imec has set up a unique environment for semiconductor research. A collaboration with the entire value chain, including the world’s major foundries, IDMs, fabless and fablite companies, material and tool suppliers, EDA companies and application developers.

To provide academia and industry early access to the most advanced technology nodes, imec launched its open PDK, embedded in EDA tool suites. Find out more.

It’s a collaboration where all the latest techniques and inventions can be combined and co-optimized. An R&D hub with what’s arguably the world’s densest square mile of expertise, labs and fab infrastructure.

Explore our infrastructure

Blue abstract illustration of curved semiconductor wafer sections and chip-like patterns

White paper: monolithic microsystems

Elevate your application with advanced functionalities on top of CMOS

Industry’s most advanced R&D 300mm cleanroom facility

Imec offers a neutral, open innovation R&D platform that involves suppliers profoundly and at an early stage of process step and module development. Thanks to our close partnerships with leading tool and materials suppliers, we can do advanced process development. And offer our partners the industry’s most sophisticated research infrastructure housed within a state-of-the-art 300mm cleanroom.

CMOS technology innovation from a system perspective

Emerging applications such as energy-efficient AI ICs in data centers and edge devices require performance enhancements beyond those from traditional CMOS scaling. One way to achieve this is the simultaneous innovation of system architectures and technology requirements to allow for the most efficient combination of building blocks for the required functionality and performance – or system-technology co-optimization (STCO).

STCO starts by identifying the bottlenecks and challenges in existing systems. Those become the starting point for exploring new system architectures and technologies. The research loop is then closed by evaluating these innovations – and their cohesive integration – through prototypes or other hardware evaluation systems.

Because of its expertise across the technology stack – from semiconductor devices to software – and its prototyping and manufacturing infrastructure and ecosystem, imec offers technology and system companies an STCO innovation sandbox for joint development of next-gen applications.

For imec, STCO is a guiding principle in various research programs such as logic CMOS scaling and Advanced RF. STCO is also being explored at imec USA and imec UK.

Check out this article on system-technology optimization.

Fast cycling between fundamental research, lab probing, and cleanroom enablement

Our scientists and engineers work closely with those of our partners. They’ve set up a fast R&D cycle, feeding the results of fundamental research to the fabs. There, materials and structures are probed and tested for suitability and characteristics.

From the fab, they flow to the cleanroom, looking for faultless manufacturability. The results, measurements and characterization are cycled back into the fundamental research.

Technology centers for advanced CMOS and beyond

Two cleanroom researchers in protective suits talk beside semiconductor equipment and a monitor

Compute

Imec intensifies device and system scaling, and explores new paths.

Click for more

Read more
Researcher in a cleanroom inspecting a semiconductor wafer

Store

Imec's innovations keep the information age on track.

Click for more

Read more
Two cleanroom technicians in white suits reviewing a monitor in a semiconductor lab

Connect

Optimized connection technologies remove performance bottlenecks.

Click for more

Read more
Glowing blue circuit traces radiate from a central microchip on a dark motherboard

XTCO

Cross-technology co-optimization (XTCO) is a holistic approach to system scaling

Click for more

Read more

Expertise centers for advanced CMOS and beyond

Cleanroom with advanced semiconductor patterning equipment and two researchers in white suits

Patterning and process steps

Improved tools and processes are indispensable for new technology nodes.

Click for more

Read more
Researcher in a cleanroom using metrology equipment behind a reflective glass panel

Metrology and characterization

Imec's analytical capabilities support new device architectures.

Click for more

Read more
Cleanroom researcher in protective suit examining a wafer

Reliability testing and modeling

We model and test semiconductor technologies with advanced methods and tools.

Click for more

Read more
Researchers in cleanroom suits working at computers in a semiconductor lab

Sustainable semiconductor technologies and systems

Imec supports the semiconductor ecosystem's will to make more sustainable choices.

Click for more

Read more

Read more

Gloved hands holding a printed chip layout with multiple die blocks

When does it make sense to move from a monolithic ASIC to a chiplet-based design?

23/06/2026
Longread
CMOS: advanced & beyond
Artificial intelligence

A journey into the benefits, trade-offs and technical implications of moving to chiplets

Read more
Glowing blue circuit traces radiate from a central microchip on a dark motherboard

Cross-technology co-optimization (XTCO)

Page
CMOS: advanced & beyond

A holistic approach to system scaling, connecting AI workload challenges to technology innovations.

Read more
Abstract blue and purple technology panels with circuit-like patterns and glowing layers

ITF Spain

03/11/2026
Barcelona, Spain

A new chapter for deep-tech innovation

View event
Cross-sectional micrograph of a chip structure with vertical interconnects and a 200 nm scale bar

Sony and imec unveil high-density backside connectivity module enabling next-generation 3D chip integration

16/06/2026
press release
CMOS: advanced & beyond

The new integration approach implements sub-100nm self-aligned through-Si via connections, enabling low-resistance and low-leakage front-to-back connections with good overlay performance

Read more

The old "relatedjobs" block was not automatically migrated. Related jobs need a split into copy plus VacanciesBlock filtering. Editors should manually revisit this page.

Source content: https://www.imec-int.com/en/expertise/cmos-advanced

Abstract teal starry background with glowing light streaks

Subscribe to our thematic newsletters

Sign up

imec in your region

Looking for information about imec's activities in different parts of the world?

United Kingdom
United States
Qatar