A non-destructive readout mechanism for ferroelectric capacitors

The demonstration of a non-destructive read operation for FeCAPs presents a milestone towards compute-in-memory applications

Cleanroom researchers in white suits working with semiconductor equipment in a bright lab

Ferroelectric capacitors (FeCAPs) are an energy-efficient alternative to resistive types of memories for analog compute-in-memory (CiM) applications.

However, since conventional read operations for FeCAPs are destructive, the read endurance is limited by the write endurance, which is insufficient for CiM.

Imec and the Georgia Institute of Technology have demonstrated a non-destructive read operation for the first time, enabling fully decoupled read and write endurance.

They achieved a non-destructive read endurance of >1011and a capacitive memory window of 8.7 (at 0V) – the largest values reported for FeCAPs. The results were presented at 2023 IEDM.

This article was published in EDN.

Authors

Portrait of Jan Van Houdt standing outdoors with arms crossed

Jan Van Houdt

Program director ferroelectrics
Author

Jan Van Houdt received a Ph.D. from the KU Leuven. During his PhD work, he invented the HIMOS™ Flash memory, which he transferred to several industrial production lines. In 1999, he became responsible for Flash memory at imec and as such was the driving force behind the expansion of imec’s Industrial Affiliation Program on Memory Technology. Jan has published more than 300 papers in international journals and accumulated more than 250 conference contributions (incl. ~50 invitations and 5 best paper awards). He has filed about 80 patents and served on the program and organizing committees of 10 major semiconductor conferences. In 2014, he received the title of IEEE Fellow for his contributions to Flash memory devices. In the same year, he started the Ferroelectrics program at imec and became a guest professor at the KU Leuven teaching on CMOS and memory technology. Today, he is Scientific Director at imec, active both in the memory as well as in the logic scaling programs.

Read more about this author

Discover more

Gloved hands holding a printed chip layout with multiple die blocks

When does it make sense to move from a monolithic ASIC to a chiplet-based design?

23/06/2026
Longread
CMOS: advanced & beyond
Artificial intelligence
Sustainable development
Read more
3D render of a stacked reconfigurable chip with exposed circuitry on a dark background

SDSi: a new generation of workload-adaptable chips through reconfigurable computing

Page
Data- and telecom
Artificial intelligence
Read more
Two men in suits speaking on a stage during a panel discussion

Scaling chip innovation at the speed of AI

06/01/2026
Vision
General
CMOS: advanced & beyond
Artificial intelligence
Read more
Glowing blue circuit traces radiate from a central microchip on a dark motherboard

Cross-technology co-optimization (XTCO)

Page
CMOS: advanced & beyond
Read more
Thermal heat map of a chip array, with hot spots highlighted in red and yellow

Imec mitigates thermal bottleneck in 3D HBM-on-GPU architectures using a system-technology co-optimization approach

08/12/2025
press release
CMOS: advanced & beyond
Artificial intelligence
Read more
Researchers in cleanroom suits work at semiconductor equipment in a cleanroom

A technology platform for thermally stable DRAM peripheral transistors

20/05/2025
Page-turner
Memory & storage
CMOS: advanced & beyond
Read more
Cross-sectional micrograph of a ferroelectric memory device structure with a central dark pillar and 200 nm scale bar.

Imec achieves breakthroughs in ferroelectric memory research for next-generation memory solutions to meet AI-era data needs

17/06/2026
press release
Memory & storage
Read more
Cross-sectional micrograph of a chip structure with vertical interconnects and a 200 nm scale bar

Sony and imec unveil high-density backside connectivity module enabling next-generation 3D chip integration

16/06/2026
press release
CMOS: advanced & beyond
Read more
Groene lichtpuntjes verspreid over horizontale lagen, als een abstract beeld van vloeistofgeheugen

ASML, TSMC and imec bring industry-ready 2D-material transistors closer with breakthrough 300mm integration

15/06/2026
press release
CMOS: advanced & beyond
Read more

imec in your region

Looking for information about imec's activities in different parts of the world?

United Kingdom
United States
Qatar