Neuromorphic hardware

Sensor fusion that consumes less energy, experiences less delay and achieves more precision needs hardware that’s tailored to its needs.

Tweezers hold a tiny microchip beside a stylized chip diagram on a blue network background.

Many applications that could profit from automated vision and sensing are lightweight and operate on a tiny energy budget. Still, they should be highly reliable and safe to operate. Think of drones that need to function under all circumstances.

A low energy budget and complex sensor fusion are hard to combine with today’s technology. To overcome this, imec develops spiking neural networks (SNN).

A new generation of neuromorphic hardware

Spiking neural networks mimic the way groups of biological neurons operate. They integrate sparse and asynchronous binary signals that for instance only fire when the sensory input surpasses a threshold.

It’s an approach that has considerable benefits:

  • Imec’s SNN IC solutions consume up to a hundred times less power.
  • At the same time, the latency is reduced tenfold. This enables almost instantaneous decisions on the basis of input streams from various sensors such as radars, LiDARs and cameras.

Read more about imec’s SNN IC in this in-depth article

Today and in order to connect sensors to the underlying AI, the continuous feed still needs to be translated into frames. This limits the efficiency. That’s why imec is also investigating how the spiking concept can be implemented end-to-end, from the cameras and sensors to the AI engine.

We are pioneering this approach, with promising results. Addressing that many requirements in an SNN chip has never been done before.

Radar detection display with highlighted human targets and bounding boxes on a dark background
Example of imec’s end-to-end spiking approach. The local feature detection is the first layer for a more complex semantic build-up.

Join our research

Want to explore the possibilities of this new generation of neuromorphic hardware?

We invite all interested technology companies – including OEMs in automotive and robotics – to enter our exploration of spiking neural networks. As partner in our R&D program, you’ll position yourself ahead of the curve.

Leaflet

Boosting next level sensor fusion through event-based neural networks: a new generation of neuromorphic AI hardware

Download

Read more

Gloved hands holding a printed chip layout with multiple die blocks

When does it make sense to move from a monolithic ASIC to a chiplet-based design?

23/06/2026
Longread
CMOS: advanced & beyond
Artificial intelligence

A journey into the benefits, trade-offs and technical implications of moving to chiplets

Read more
3D render of a stacked reconfigurable chip with exposed circuitry on a dark background

SDSi: a new generation of workload-adaptable chips through reconfigurable computing

Page
Data- and telecom
Artificial intelligence

Software-defined silicon (SDSi) focuses on the full adaptation of hardware architecture to software demands at the moment of execution. This represents the physical side needed to execute AI co-generated software and hardware architecture.

Read more
Abstract blue and purple technology panels with circuit-like patterns and glowing layers

ITF Spain

03/11/2026
Barcelona, Spain

A new chapter for deep-tech innovation

View event
Abstract digital background with AI, DNA and atom icons over data graphics

Flanders’ deep-tech advantage: reinventing the drug pipeline

27/04/2026
Research update
Organs-on-chip
Artificial intelligence

How imec and VIB are combining strengths to produce invaluable data in preclinical testing

Read more

imec in your region

Looking for information about imec's activities in different parts of the world?

United Kingdom
United States
Qatar