Imec furthers high-mobility nanowire FETs for nodes beyond 5nm

19/06/2018
press release
Cleanroom with a researcher in protective suit working at semiconductor equipment

LEUVEN (Belgium), June 19, 2018 – At this week’s 2018 Symposia on VLSI Technology and Circuits, imec, the world-leading research and innovation hub in nanoelectronics and digital technology presented considerable progress in enabling germanium nanowire pFET devices as a practical solution to extend scaling beyond the 5nm node. In a first paper, the research center unveiled an in-depth study of the electrical properties of strained germanium nanowire pFETs. A second paper presents the first demonstration of vertically-stacked gate-all-around highly-strained germanium nanowire pFETs.

“With a number of scaling boosters, the industry will be able to extend FinFET technology to the 7- or even 5nm node,” says An Steegen, EVP at imec’s Semiconductor Technology and Systems division. “Beyond, the gate-all-around (GAA) architecture appears as a practical solution since it reuses most of the FinFET process steps. But one important challenge of using lateral nanowires is the significant decrease of the channel cross-section compared to conventional FinFETs. To improve the drive per footprint, several nanowires have to be stacked, but this comes with a serious penalty of increased parasitic capacitance and resistance. A solution is to replace the silicon nanowires by a high-mobility channel material such as germanium (Ge), providing the necessary current boost per footprint”, adds Steegen, “These new studies show that solution is indeed feasible, reaching the cost, area and performance requirements for nodes beyond 5nm.”

The first study of high-performing strained Ge nanowire pFETs gives insight in the device performance these new devices may offer for high-end analog and high-performance digital solutions. One conclusion is that dedicated optimizations of key process steps make these devices a serious contender for the GAA technology. The second paper reports on Ge GAA FETs with single nanowires, achieving a performance that matches state-of-the-art SiGe and Ge FinFETs. Moreover, for the first time, strained p-type Ge GAA FETs with stacked nanowires were demonstrated on a 14/16nm platform. The GAA nanowire technology appears as a promising high-performance solution for future nodes, provided that the junctions are further optimized.

“These complimentary studies establish germanium GAA nanowire technology as a valid contender for the sustained scaling that will be required to fulfill the requirements for the data-driven IoT-era requiring huge computational power,” concludes Steegen.

These results will be presented on June 20 at the VLSI Technology Symposium, in session T8: Advanced FinFET and GAA. This research is performed in cooperation with imec’s key program partners including GlobalFoundries, Huawei, Intel, Micron, Qualcomm, Samsung, SK Hynix, Sony Semiconductor Solutions, TOSHIBA Memory, TSMC and Western Digital.

About imec

Imec is the world-leading research and innovation hub in nanoelectronics and digital technologies. The combination of our widely acclaimed leadership in microchip technology and profound software and ICT expertise is what makes us unique. By leveraging our world-class infrastructure and local and global ecosystem of partners across a multitude of industries, we create groundbreaking innovation in application domains such as healthcare, smart cities and mobility, logistics and manufacturing, energy and education.

As a trusted partner for companies, start-ups and universities we bring together close to 4,000 brilliant minds from over 85 nationalities. Imec is headquartered in Leuven, Belgium and has distributed R&D groups at a number of Flemish universities, in the Netherlands, Taiwan, USA, China, and offices in India and Japan. In 2017, imec's revenue (P&L) totaled 546 million euro. Further information on imec can be found at www.imec-int.com.

Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut”), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec China (IMEC Microelectronics (Shanghai) Co. Ltd.) and imec India (Imec India Private Limited), imec Florida (IMEC USA nanoelectronics design center).

Contact

Hanne Degans, press communications manager, +32 16 28 17 69 // +32 486 06 51 75 // Hanne.Degans@imec.be

Discover more

Portrait of imec fellow Mircea Dusa in a white polo shirt against a leafy green background

Meet imec fellow Mircea Dusa

04/08/2026
Read more
Illustration of Earth connected by glowing data streams to microchips, wafers, and server racks

How hyperscalers are rethinking AI infrastructure

06/08/2026
Technology review
Interconnects
Read more
Hands holding a silicon quantum chip with the Diraq logo

Imec and Diraq demonstrate first coherent operation of eight silicon MOS spin qubits fabricated in a 300mm CMOS-compatible foundry process

13/07/2026
press release
Quantum computing
Read more
Row of vials moving along a biomanufacturing conveyor in a bright lab setting

Biomanufacturing innovations for complex therapeutics

15/07/2026
Vision
Biomanufacturing
Read more
Stylized carbon nanotubes extending from a chip surface, overlaid with DNA and molecule graphics

Towards scalable single-molecule biosensing using carbon nanotube FETs

22/07/2026
Featured in the media
Health & life science
Read more
Stylized brain with digital circuitry and a neural chip, suggesting brain-signal telemetry and wireless data transfer

Neural telemetry breakthrough: new chip delivers ten-fold compression while preserving signal integrity

02/07/2026
Research update
Neurotechnology
Read more
Researcher in a cleanroom using a microscope at a metrology workstation

Four decades of in-fab metrology and inspection: pivotal milestones, and the road ahead

27/07/2026
Technology review
Patterning
Read more
Gloved hands holding a printed chip layout with multiple die blocks

When does it make sense to move from a monolithic ASIC to a chiplet-based design?

23/06/2026
Longread
CMOS: advanced & beyond
Read more
Cross-sectional micrograph of a ferroelectric memory device structure with a central dark pillar and 200 nm scale bar.

Imec achieves breakthroughs in ferroelectric memory research for next-generation memory solutions to meet AI-era data needs

17/06/2026
press release
Memory & storage
Read more

imec in your region

Looking for information about imec's activities in different parts of the world?

United Kingdom
United States
Qatar