Imec first to stack FinFETS with 45nm fin pitch using sequential 3D integration

03/12/2018
press release
Researchers in cleanroom suits operating a large semiconductor lithography system in a cleanroom

SAN FRANCISCO (USA), DECEMBER 3, 2018 — At this week’s IEEE IEDM 2018 conference, imec, the world-leading research and innovation hub in nanoelectronics and digital technologies, presents a first demonstration of 3D stacked FinFETs on 300mm wafers using a sequential integration approach with a 45nm fin pitch and 110nm poly pitch technology. The top layer consists of junction-less devices fabricated at a temperature below 525 degrees Celsius in a silicon layer transferred by wafer-to-wafer bonding. The excellent performance of the resulting stack demonstrates how the 3D sequential approach can be deployed to obtain an aggressive device density at advanced nodes.

Sequential-3D integration (S3D) involves the vertical integration of sequentially processed device layers. The technique is slated to enhance device density per chip area, reduce the length of the interconnection lines, and facilitate the co-integration of heterogeneous device technologies. A major technological challenge though is the restricted thermal budget for the top layer processing. At too high temperatures, the bottom tier devices, interconnect layers and wafer bonding dielectric may be impacted. But a limited temperature on the other hand may result in a performance degradation for the top layer and mismatch between the two tiers.

Imec first processed bottom devices using a 300mm silicon bulk FinFET flow featuring a 45-nm fin pitch, a 110 nm gate-pitch and a high-k last replacement metal gate. The top silicon layer is then transferred onto the bottom device layer by wafer-to-wafer bonding with a bonding dielectric stack scaled down to 160nm. On that top silicon layer, FinFET devices are then processed at a temperature below 525 degrees Celsius. The high-precision alignment with the last-processed interconnects in the bottom layer is done using an immersion 193nm lithography stepper. The resulting top tier devices show a performance on par with high-temperature bulk FinFETs for low stand-by power applications (LSTP). This demonstrates the suitability of this technology to enable applications combining analog/LSTP top tier devices on High Performance (HP) bottom tier devices.

“With this process, we managed to solve many of the outstanding challenges of sequential 3D processing. An example is the extremely precise alignment of the first-processed top layer with the last-processed bottom layer, which we managed using 193nm immersion lithography,” commented Nadine Collaert, program director at imec. “These results demonstrate the suitability of the 3D sequential approach for an aggressive device density enhancement at future technology nodes.”

Cross-section of stacked FinFET devices labeled top tier and bottom tier with gate, fin, and 100 nm scale

About imec

Imec is the world-leading research and innovation hub in nanoelectronics and digital technologies. The combination of our widely acclaimed leadership in microchip technology and profound software and ICT expertise is what makes us unique. By leveraging our world-class infrastructure and local and global ecosystem of partners across a multitude of industries, we create groundbreaking innovation in application domains such as healthcare, smart cities and mobility, logistics and manufacturing, energy and education.

As a trusted partner for companies, start-ups and universities we bring together more than 4,000 brilliant minds from over 85 nationalities. Imec is headquartered in Leuven, Belgium and has distributed R&D groups at a number of Flemish universities, in the Netherlands, Taiwan, USA, China, and offices in India and Japan. In 2017, imec's revenue (P&L) totaled 546 million euro. Further information on imec can be found at www.imec-int.com.

Imec is a registered trademark for the activities of IMEC International (a legal entity set up under Belgian law as a "stichting van openbaar nut”), imec Belgium (IMEC vzw supported by the Flemish Government), imec the Netherlands (Stichting IMEC Nederland, part of Holst Centre which is supported by the Dutch Government), imec Taiwan (IMEC Taiwan Co.) and imec China (IMEC Microelectronics (Shanghai) Co. Ltd.) and imec India (Imec India Private Limited), imec Florida (IMEC USA nanoelectronics design center).

Discover more

Portrait of imec fellow Mircea Dusa in a white polo shirt against a leafy green background

Meet imec fellow Mircea Dusa

04/08/2026
Read more
Illustration of Earth connected by glowing data streams to microchips, wafers, and server racks

How hyperscalers are rethinking AI infrastructure

06/08/2026
Technology review
Interconnects
Read more
Hands holding a silicon quantum chip with the Diraq logo

Imec and Diraq demonstrate first coherent operation of eight silicon MOS spin qubits fabricated in a 300mm CMOS-compatible foundry process

13/07/2026
press release
Quantum computing
Read more
Row of vials moving along a biomanufacturing conveyor in a bright lab setting

Biomanufacturing innovations for complex therapeutics

15/07/2026
Vision
Biomanufacturing
Read more
Stylized carbon nanotubes extending from a chip surface, overlaid with DNA and molecule graphics

Towards scalable single-molecule biosensing using carbon nanotube FETs

22/07/2026
Featured in the media
Health & life science
Read more
Stylized brain with digital circuitry and a neural chip, suggesting brain-signal telemetry and wireless data transfer

Neural telemetry breakthrough: new chip delivers ten-fold compression while preserving signal integrity

02/07/2026
Research update
Neurotechnology
Read more
Researcher in a cleanroom using a microscope at a metrology workstation

Four decades of in-fab metrology and inspection: pivotal milestones, and the road ahead

27/07/2026
Technology review
Patterning
Read more
Gloved hands holding a printed chip layout with multiple die blocks

When does it make sense to move from a monolithic ASIC to a chiplet-based design?

23/06/2026
Longread
CMOS: advanced & beyond
Read more
Cross-sectional micrograph of a ferroelectric memory device structure with a central dark pillar and 200 nm scale bar.

Imec achieves breakthroughs in ferroelectric memory research for next-generation memory solutions to meet AI-era data needs

17/06/2026
press release
Memory & storage
Read more

imec in your region

Looking for information about imec's activities in different parts of the world?

United Kingdom
United States
Qatar